

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	F	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/625,733		07/24/2003	Tetsuya Nitta	67161-073	8046	
	7590	06/30/2005		EXAMINER		
McDermott			SEFER, AHMED N			
600 13th Street, N.W. Washington, DC 20005-3096				ART UNIT	PAPER NUMBER	
-				2826	2826	
			DATE MAILED: 06/30/2005			

Please find below and/or attached an Office communication concerning this application or proceeding.

,	Application No.	Applicant(s)					
	10/625,733	NITTA ET AL.					
Office Action Summary	Examiner	Art Unit					
	A. Sefer	2826					
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence address					
A SHORTENED STATUTORY PERIOD FOR REPL' THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1: after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period v - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be tim y within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONEI	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).					
Status		·					
1) Responsive to communication(s) filed on 13 A	<u>pril 2005</u> .						
2a)☐ This action is FINAL . 2b)☒ This	action is non-final.						
3) Since this application is in condition for alloward closed in accordance with the practice under E							
Disposition of Claims							
4) ☐ Claim(s) 1-13 and 16-18 is/are pending in the above claim(s) 1-12 is/are withdrawn 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 13 and 16-18 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/o	n from consideration.						
Application Papers	•						
D)☐ The specification is objected to by the Examiner.							
•	☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the		• •					
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex		` '					
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Application ity documents have been received in PCT Rule 17.2(a)).	on No ed in this National Stage					
Attachment(s)							
Notice of References Cited (PTO-892)	4) Interview Summary						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 2/22/05.	Paper No(s)/Mail Da						

Application/Control Number: 10/625,733 Page 2

Art Unit: 2826

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 4/13/2005 has been entered.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 13 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hayashi ("Hayashi") JP 6-318561 in view of Minato et al. ("Minato") US PG-Pub 2003/0132450.

Hayashi discloses in figs. 1-4 a method of manufacturing an integrated semiconductor device having a plurality of semiconductor elements formed in a semiconductor layer and each having a source of a first-conductivity-type semiconductor, a drain 44 of the first-conductivity-type semiconductor and a body region 37/38 of a second-conductivity-type semiconductor between said source and said drain, comprising the steps of: implanting impurities concurrently into at least a predetermined part of the drain of one semiconductor element and into a predetermined part of the drain of another semiconductor element, an implantation mask 2/3

being used that includes a portion corresponding to the drain of said one semiconductor element and having a first opening ratio A as well as a portion corresponding to the drain of said another semiconductor element and having a second opening ratio A' different from said first opening ratio; wherein said one semiconductor element has a breakdown voltage higher than that of said another semiconductor element, and said implantation mask being used has said first opening ratio smaller than said second opening ratio, and said semiconductor element being adjacent to said another semiconductor element, and annealing said integrated semiconductor device after said step of implanting impurities to diffuse said impurities, but lacks anticipation of a wall shaped element isolation insulating film for isolating said one semiconductor element from said another semiconductor element prior to step of implanting impurities.

Page 3

Minato discloses (see page 7, par. 0113 and figs. 100-116) a method of manufacturing an integrated semiconductor device having a plurality of semiconductor elements formed in a semiconductor layer and each having a source 6 of a first-conductivity-type semiconductor, a drain 3 of the first-conductivity-type semiconductor and a body region 5 of a secondconductivity-type semiconductor between said source and said drain; one semiconductor element being adjacent to said another semiconductor element, and providing, in said semiconductor layer, a wall-shaped element-isolation film 23 for isolating said one semiconductor element from said another semiconductor element, prior to said step of implanting impurities; and annealing said integrated semiconductor device after said step of implanting impurities to diffuse said impurities.

Application/Control Number: 10/625,733

Art Unit: 2826

Therefore, in view of Minato's teachings, one have ordinary skill in the art at the time the invention was made would be motivated to modify Hayashi's method by incorporating wall-shaped element-isolation film since that would ensure isolation of the semiconductor elements.

Regarding claim 16, Hayashi discloses in fig. 4 masking portions and openings in the shape of stripes, and said implantation mask is used by being placed with said stripes arranged in the direction parallel to a carrier path from the source to the drain of said semiconductor elements. Similarly, Minato discloses (pars. 0396 and 0404) masking portions and openings in the shape of stripes, and said implantation mask is used by being placed with said stripes arranged in the direction parallel to a carrier path from the source to the drain of said semiconductor elements.

4. Claims 17 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hayashi in view of Minato as applied to claim 13 above, and further in view of Yoshida JP 6-312918.

The combined references disclose the method of manufacturing an integrated semiconductor device, but lack anticipation of mesh implantations mask having dot-like openings.

Yoshida discloses in figs. 1-6 the method of manufacturing an integrated semiconductor device including mesh implantation or dot implantation (as in claim 18) mask having dot-like openings being dispersed in a masking portion.

It would have been obvious to obvious to incorporate Yoshida's teachings to enable regions having different concentrations of diffusion to be formed in a single process as taught by Yoshida.

Art Unit: 2826

Any inquiry concerning this communication or earlier communications from the examiner should be directed to A. Sefer whose telephone number is (571) 272-1921.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on (571) 272-1915.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SUPERVISORY PATENT E ACTION TECHNOLOGY CENTER 280

Page 5

ANS June 22, 2005